Abstract-Using a prime number p of memory banks on a vector processor allows a conflict-free access for any slice of p consecutive elements of a vector stored with a stride not multiple of p. To reject the use of a prime number of memory banks, it is generally advanced that address computation for such a memory system would require systematic Euclidean division by the number p. The Chinese Remainder Theorem allows a simple mapping of data onto the memory banks for which address computation does not require any Euclidean division. However, this requires that the number of words in each memory module m and p be relatively prime. We propose a method based on the Chinese Remainder Theorem for moduli with common factors that does not have such a restriction. The proposed method does not require Euclidean division and also results in an efficient error detection/correction mechanism for address translation.
INTRODUCTION
A vector is an ordered set of words whose addresses form an arithmetic series. In most cases, the bottleneck for performance on vector applications is the parallel access to vectors in memory. Conflicts arise when accessing vectors when two elements of a vector are stored in the same memory bank. A lot of studies ( [1] , [2] , [3] , [4] , [5] , [6] ) have addressed the problem of reducing conflicts for vector access. Using a prime number p of memory banks allows conflict-free access for any slice of p consecutive elements of a constant-strided vector when the stride is not a multiple of p [1] . When the number of memory banks is not a prime number, then address computation requires an Euclidean division [3] .
In this paper, we present a method for mapping data to memory banks for the conflict-free access of vectors. The method proposed does not require any Euclidean division during address translation and a prime number of memory banks are no longer required. The proposed method also results in an efficient mechanism for error detection/correction during address translation.
The Self-Testing and Repairing (STAR) computer was one of the first major efforts in the design of a fault-tolerant system for space applications [11] . Error detection in address translation in the STAR computer was implemented using error detecting codes. Address translation is important due to the high frequency at which memory is accessed in vector processors. For example, the SAXPY benchmark requires 1.5 memory accesses for every floating point instruction. If a processor were to execute 20 million floating point instructions per second (MFLOPS), then memory is accessed 30 million times per second. Therefore, it is critical for the address translation unit to function correctly. There are two techniques that could be used to detect errors in the address translation unit. The first would rely on fault detection techniques used in ALU design [10] . This is the technique used in the STAR computer. The other technique would be to use algorithm-based fault tolerance (ABFT) [12] , which has very low overhead compared to the former technique. This scheme has three characteristics: 1) encode data at a higher level. 2) redesign algorithms to operate on encoded data. 3) distribute the computation steps of the redesigned algorithm among computational processors, such that failure of a processor affects as little data as possible.
We propose a modification of the scheme that uses the Chinese Remainder Theorem (CRT) to map addresses to memory modules. The new scheme uses the CRT for moduli with common factors. This leads to an efficient technique for fault detection in address translation that is similar to ABFT. Another advantage of the new mapping scheme is that the number of memory modules do not have to be prime for obtaining higher memory bandwidth. It has been shown that memory bandwidth is higher when the number of memory modules is prime [13] . We show that even though the number of memory modules is not prime the higher bandwidth obtained using a prime number of moduli can still be obtained by using the CRT for moduli with common factors. This paper therefore has two main contributions: 1) A technique to obtain higher memory bandwidth with a nonprime number of modules is presented (Section 3). 2) An algorithmic technique to detect/correct errors in address translation is presented with very little overhead (Sections 4 and 5).
Section 2 describes existing memory systems with a prime number of memory banks and Section 3 describes the proposed memory system with no restriction on the number of memory banks. Theorem 2 of this section suggests that higher memory bandwidths can be obtained with a nonprime number of modules. Section 4 describes error detection during address translation and Section 5 describes error correction during address translation. Section 6 concludes the paper.
THE PRIME MEMORY SYSTEM
In this section, we describe the three existing approaches for mapping logical addresses to physical addresses. Here, p denotes the number of memory modules and m the number of words in each module. The physical address of a word is a pair of integers (u, v), which denotes the uth word in the vth memory module, where 0 u m − 1, and 0 v p − 1. The logical address of a word is an integer d (0 d pm − 1). The physical and logical addresses must satisfy the following two conditions,
2) There is a one to one correspondence between a logical and physical address.
We assume that p is prime. The first mapping scheme obtains the physical address from the logical address as follows [7] ,
This scheme assumes that d = up + v. The drawback of this scheme is that it requires Euclidean Division.
The second scheme obtains the physical address as follows ( [2] , [3] ):
0018-9340/97$10.00 ©1997 IEEE The computation of u is simplified when p = 2 r + 1, but only (p − 1)/p of the d addresses satisfy the constraint u < m. This implies that 1/p of the memory capacity is wasted. The third approach for obtaining the physical address is [7] ,
The above approach will work if p and m are relatively prime. This approach relies on the Chinese Remainder Theorem (CRT) to guarantee the fact that there is a one to one correspondence between logical and physical addresses. An example of such a system is shown in Table 1 with p = 3 and m = 8. Each column of Table 1 The memory systems described so far do not result in any efficient way of detecting errors in the translation of the logical address to the physical address. In the next section, we develop a new technique of mapping logical addresses to physical addresses that results in an efficient error detection/correction technique in the address translation process. The new mapping also removes any restriction on the number of memory modules required. In other words, p and m need not be relatively prime. The address translation also does not require any Euclidean division.
THE NONPRIME MEMORY SYSTEM
In this section, we propose a method for mapping logical addresses to physical addresses that results in an efficient error detection mechanism for address translation. The proposed method is based on the Chinese Remainder Theorem for moduli with common factors. Let G = gcd(p, m) and L = lcm(p, m) (gcd is greatest common divisor and lcm is least common multiple). The logical address is now (d, w) where 0 w G − 1 and 0 d L − 1. Computing the physical address can be performed as follows:
Let us consider an example system with p = 6 and m = 9. Note that G = 3 and L = 18. The logical address is now (d, w) where 0 d 17 and 0 w 2. Table 2 shows the mapping of the logical to the physical addresses. If the logical address is (d, w) = (15, 2), then the physical address is computed as follows,
The above mapping is based on the Chinese Remainder Theorem (CRT) for moduli with common factors (see [8] pp. 30-32). In the rest of the paper, |x| M denotes x mod M. This implies that for any vector with a stride R, p/gcd(p, R) consecutive elements of the vector are stored in distinct memory banks. For example, let us consider accessing a vector of length 6 and stride 5 for the memory system of Table 2 . Let us assume that the first element of the vector has a physical address of (u, v) = (1, 4) or logical address (d, w) = (10, 0). The second, third, fourth, fifth, and sixth elements of the vector are then stored in memory modules 3, 2, 1, 0, and 5, respectively. The logical addresses of these elements would be (15, 0), (2, 1), (7, 1) , (12, 1) , and (17, 1). If two elements of a vector with stride 1 have logical addresses (d 1 , w 1 ), and (d 2 ,w 2 ), then either Therefore, if the logical address of the first element of a vector with stride 5 is (10, 0), then the logical address of the second element of the vector is (15, 0). We now consider the problem of a logical address being of the form (d, w). It can be argued that the logical address in a system with p memory modules and m words per module, must be an integer X, such that 0 X < pm. In the system defined by us, the logical address is (d, w) , where, 0 d < L and 0 w < G (L = lcm(p, m) and G = gcd(p, m) ). We can still think of the above system with logical address X such that X = Lw + d. If we were to use X as a logical address, then we would have to convert X first to (d, w) . This is not a problem as we could choose p and m such that w is as small as possible. For example, we could choose p = 46 and m = 178. Therefore, G = 2, L = 4,094, and 0 X < 8,188. This implies that w can be either 0 or 1. If 0 X 4,093, then w = 0 and if 4,094 X 8,187, then w = 1. Note that d = X mod L. Therefore, X is a 13-bit number whose most significant bit is w and the least significant 12 bits of X is d. This example demonstrates the ease with which (d, w) can be obtained from X. Therefore, using (d, w) as a logical address does not cause any problems.
ERROR DETECTION IN ADDRESS TRANSLATION
Let (r 1 , r 2 , , r n ) be the residue representation of an integer x, de- 
for all i and j and where k = gcd(m i , m j ). |r i | k represents the residue of r i with respect to k and "gcd(m i , m j )" is the greatest common divisor of m i and m j . r i and r j are residues with respect to some moduli m i and m j . In the above example, gcd(6, 8) = 2, and the residue representation (3, 4) does not correspond to any integer as |3| 2 |4| 2 . Therefore, erroneous residue representations can be detected simply by residue calculation. We now consider another example that demonstrates how to check for consistency of a set of residues. Given the moduli, m 1 = 4, m 2 = 15, m 3 = 36, and m 4 = 48, is the residue representation (2, 6, 30, 42) consistent? The greatest common divisors of a pair of any two moduli are, gcd(4, 15) = 1, gcd(4, 36) = 4, gcd(4, 48) = 4, gcd(15, 36) = 3, gcd(15, 48) = 3, and gcd(36, 48) = 12. Using (1) to check for consistency, we get, |2| 4 = |30| 4 , |2| 4 = |42| 4 , |6| 3 = |30| 3 , |6| 3 = |42| 3 , and |30| 12 = |42| 12 . Therefore, the residue representation (2, 6, 30, 42) is consistent. Before we deal with error detection in address translation, we introduce some definitions and previously known results [9] .
Definitions and Previous Results
If a set of moduli (m 1 , m 2 , , m n ) have common factors, then every residue representation (r 1 , r 2 , r n ) need not correspond to an integer. Every residue representation that corresponds to an integer is referred to as a codeword. and (1, 6, 0, 9) is 2.
DEFINITION 2. The code-distance is the minimum of the distances between all pairs of codewords.
It is necessary and sufficient that the code-distance be at least d, in order to detect (d -1) or less residue errors [10] . t or fewer residue errors can be detected and corrected if and only if the codedistance is greater than (2t + 1) [10] . If the code-distance is greater than or equal to (t + d + 1), then any combination of t errors can be corrected and up to d (d t) errors can be detected [10] . For a set of n moduli, the range of integers that can be represented is {0, , M -1} where M = lcm(m 1 , m 2 , , m n ). 
Moduli with Relatively Prime Cycle Nnumbers
We now show how to construct a moduli set with pairwise relatively prime cycle numbers. This construction will assist us in obtaining efficient error detection and correction algorithms in the residue representation. Note that the moduli correspond to the number of memory modules and the number of locations in each module and the residue representation corresponds to a physical address. The logical address corresponds to the integer x which has a certain residue representation (its physical address). The moduli are the n distinct products of (n -1) cycle numbers.
The following two properties and theorem describe moduli that are obtained using Construction 1 above [9] . We shall restrict ourselves to single error detection only. Therefore, the code-distance must be 2. From Theorem 3, this implies that the number of moduli must be at least three. Our previous examples of Tables 1 and 2 had only two moduli, p and m. We now present two approaches to map logical addresses to physical addresses that results in a simple error detection algorithm for the address translation. The main advantage of our approach is that error detection involves checking for the consistency of a residue representation (physical address). The methods presented do not involve the conversion of the residue representation (physical address) to an integer, using the CRT. The methods presented are therefore very fast and work well in real time.
Approach 1
This approach is similar to the approach taken in Section 3. Let p denote the number of memory modules and let m denote the number of memory locations in each memory module. Let G = gcd(p, m) and L = lcm(p, m). The logical address (d, w) (0 w < G, 0 d < L) is mapped to a physical address (r 1 , r 2 , r 3 ), as follows:
(p, m, q) = (m 1 , m 2 , m 3 ) form a moduli set obtained using Construction 1. r 1 denotes the module number, r 2 denotes the memory location number in module r 1 , and r 3 is the redundant part of the physical address. We now present an error detection algorithm for address translation. We now present error detection, location, and correction algorithms for the residue representation (r 1 ,r 2 ,r 3 ,r 4 ). The algorithms presented are similar to those developed by us in [9] . 
{ }
In a similar manner, one could extend Approach 2 for single error correction. Since the algorithms are similar to the ones presented above, we do not present the details here.
CONCLUSION
We have presented a technique that maps logical addresses to physical addresses in a memory system with several memory banks. The mapping scheme presented does not require that the number of memory modules be prime. The scheme also does not waste any memory capacity and avoids Euclidean Division during address translation. Another major advantage of the scheme is that it results in efficient error detection/correction algorithms for address translation. The algorithms do not require the conversion of a residue representation to an integer, which requires extensive amounts of computation. The algorithms instead rely on the computation of residues and hence are good for real-time applications.
